

Multiplier Implementation

UNSIGNED MULTIPLICATION

ITERATIVE MULTIPLIER

- Sequential algorithm:


```
P ← 0, Load A,B
while B ≠ 0
    if  $b_0 = 1$  then
        P ← P + A
    end if
    left shift A
    right shift B
end while
```

Example:


$$\begin{array}{r}
 1 & 1 & 1 & 1 & \times \\
 1 & 1 & 0 & 1 \\
 \hline
 1 & 1 & 1 & 1 & \rightarrow P \leftarrow 0 + 1111 \\
 0 & 0 & 0 & 0 & \rightarrow P \leftarrow 1111 \\
 1 & 1 & 1 & 1 & \rightarrow P \leftarrow 1111 + 111100 = 1001011 \\
 1 & 1 & 1 & 1 & \rightarrow P \leftarrow 1001011 + 1111000 = 11000011 \\
 \hline
 1 & 1 & 0 & 0 & 0 & 0 & 1 & 1 \\
 \end{array}$$

$P \leftarrow 0, A \leftarrow 1111, B \leftarrow 1101$
 $b_0=1 \Rightarrow P \leftarrow P + A = 1111, A \leftarrow 11110, B \leftarrow 110$
 $b_0=0 \Rightarrow P \leftarrow P = 1111, A \leftarrow 111100, B \leftarrow 11$
 $b_0=1 \Rightarrow P \leftarrow P + A = 1111 + 111100 = 1001011, A \leftarrow 1111000, B \leftarrow 1$
 $b_0=1 \Rightarrow P \leftarrow P + A = 1001011 + 1111000 = 11000011, A \leftarrow 11110000, B \leftarrow 0$

- Iterative Multiplier Architecture: FSM + Datapath circuit.
 $sclr$: synchronous clear. In this case, if $sclr = 1$ and $E = 1$, the register contents are initialized to 0.
 The solution is computed in $M + 1$ cycles (worst-case scenario)




Example (timing diagram):



COMBINATIONAL ARRAY MULTIPLIER

- In this unfolded version (purely combinational), we have a different hardware for every summation of two rows.



PIPELINED ARRAY MULTIPLIER

- To increase the frequency of operation, we place registers at every stage. We also include an enable and a valid output.

